Exams › GATE › Technical

Q.14 For a given sample-and-hold circuit, if the value of the hold capacitor is increased, then

1. droop rate decreases and acquisition time decreases
2. droop rate decreases and acquisition time increases
3. droop rate increases and acquisition time decreases
4. droop rate increases and acquisition time increases

Correct answer: droop rate decreases and acquisition time increases

Solution

Increasing the hold capacitor in a sample-and-hold circuit allows it to store charge more effectively, which reduces the droop rate, meaning the voltage remains stable for a longer period. However, a larger capacitor takes more time to charge to the input voltage, resulting in an increased acquisition time.

Related GATE Technical questions

• If fixed positive charges are present in the gate oxide of an n-channel enhancement type MOSFET, it will lead to
• In the ac equivalent circuit shown in the figure, if i_in is the input current and R_F is very large, the type of feedback is
• In the following circuit employing pass transistor logic, all NMOS transistors are identical with a threshold voltage of 1 V. Ignoring the body-effect, the output voltages at P, Q and R are
• In a code-division multiple access (CDMA) system with N = 8 chips, the maximum number of users who can be assigned mutually orthogonal signature sequences is _______.
• The capacity of a Binary Symmetric Channel (BSC) with cross-over probability 0.5 is _______.
• The force on a point charge +q kept at a distance d from the surface of an infinite grounded metal plate in a medium of permittivity ε is

⚔️ Practice GATE Technical free + battle 1v1 →