Exams › GATE › Technical

In the following circuit employing pass transistor logic, all NMOS transistors are identical with a threshold voltage of 1 V. Ignoring the body-effect, the output voltages at P, Q and R are

1. 4 V, 3 V, 2 V
2. 5 V, 5 V, 5 V
3. 4 V, 4 V, 4 V
4. 5 V, 4 V, 3 V

Correct answer: 4 V, 3 V, 2 V

Solution

The correct option indicates that the output voltages at P, Q, and R are determined by the voltage drops across the NMOS transistors, which are influenced by their threshold voltage and the input levels. In this case, the outputs reflect the expected voltage levels after accounting for the threshold voltage of 1 V, resulting in the values of 4 V, 3 V, and 2 V respectively.

Related GATE Technical questions

• If fixed positive charges are present in the gate oxide of an n-channel enhancement type MOSFET, it will lead to
• In the ac equivalent circuit shown in the figure, if i_in is the input current and R_F is very large, the type of feedback is
• In a code-division multiple access (CDMA) system with N = 8 chips, the maximum number of users who can be assigned mutually orthogonal signature sequences is _______.
• The capacity of a Binary Symmetric Channel (BSC) with cross-over probability 0.5 is _______.
• The force on a point charge +q kept at a distance d from the surface of an infinite grounded metal plate in a medium of permittivity ε is
• The doping concentrations on the p-side and n-side of a silicon diode are 1 × 10¹⁶ cm⁻³ and 1 × 10¹⁷ cm⁻³, respectively. A forward bias of 0.3 V is applied to the diode. At T = 300 K, the intrinsic carrier concentration of silicon n_i = 1.5 × 10¹⁰ cm⁻³ and kT/q = 26 mV. The electron concentration at the edge of the depletion region on the p-side is

⚔️ Practice GATE Technical free + battle 1v1 →