Exams › GATE › Technical

For the circuit shown, the clock frequency is f0 and the duty cycle is 25%. For the signal at the Q output of the Flip-Flop, _______.

1. frequency is f0/4 and duty cycle is 50%
2. frequency is f0/4 and duty cycle is 25%
3. frequency is f0/2 and duty cycle is 50%
4. frequency is f0 and duty cycle is 25%

Correct answer: frequency is f0/2 and duty cycle is 50%

Solution

The Q output of the Flip-Flop toggles on every rising edge of the clock signal, which occurs at half the frequency of the input clock. Since the Flip-Flop captures the clock signal with a 25% duty cycle, the output will have a 50% duty cycle as it will be high for half of its period.

Related GATE Technical questions

• Select the Boolean function(s) equivalent to x + yz, where x, y, and z are Boolean variables, and + denotes logical OR operation.
• Select the correct statement(s) regarding CMOS implementation of NOT gates.
• The three-dimensional state of stress at a point is given by σ = [[10, 0, 0],[0, 40, 0],[0, 0, 0]] MPa. The maximum shear stress at the point is
• A 2 m wide strip footing is founded at a depth of 1.5 m below the ground level in a homogeneous pure clay bed. The clay bed has unit cohesion of 40 kPa. Due to seasonal fluctuations of water table from peak summer to peak monsoon period, the net ultimate bearing capacity of the footing, as per Terzaghi’s theory, will
• Consider the statements P and Q. P: Soil particles formed by mechanical weathering, and close to their origin are generally subrounded. Q: A activity of the clay physically signifies its swell potential. Which one of the following options is CORRECT?
• The number of degrees of freedom for a natural open channel flow with a mobile bed is

⚔️ Practice GATE Technical free + battle 1v1 →