Exams › GATE › Technical

Which of the following is/are part of an Instruction Set Architecture of a processor?

1. The size of the cache memory
2. The clock frequency of the processor
3. The number of cache memory levels
4. The total number of registers

Correct answer: The total number of registers

Solution

The total number of registers is a fundamental aspect of the Instruction Set Architecture (ISA) because it defines how many data storage locations are available for instructions to use during execution, directly impacting the processor's performance and capabilities.

Related GATE Technical questions

• Which one of the following options is correct for the given data in the table? Iteration (i): 0, 1, 2, 3 Input (I): 20, -4, 10, 15 Output (X): 20, 16, 26, 41 Output (Y): 20, -80, -800, -12000
• Consider a binary tree T in which every node has either zero or two children. Let n > 0 be the number of nodes in T. Which ONE of the following is the number of nodes in T that have exactly two children?
• Let L, M, and N be non-singular matrices of order 3 satisfying the equations L² = L⁻¹, M = L⁸ and N = L². Which ONE of the following is the value of the determinant of (M - N)?
• Let P(x) be an arbitrary predicate over the domain of natural numbers. Which ONE of the following statements is TRUE?
• Consider the following statements: (i) Address Resolution Protocol (ARP) provides a mapping from an IP address to the corresponding hardware (link-layer) address. (ii) A single TCP segment from a sender S to a receiver R cannot carry both data from S to R and acknowledgement for a segment from R to S. Which ONE of the following is CORRECT?
• A machine receives an IPv4 datagram. The protocol field of the IPv4 header has the protocol number of a protocol X. Which ONE of the following is NOT a possible candidate for X?

⚔️ Practice GATE Technical free + battle 1v1 →