Exams › GATE › Technical

A certain processor uses a fully associative cache of size 16 kB. The cache block size is 16 bytes. Assume that the main memory is byte addressable and uses a 32-bit address. How many bits are required for the Tag and the Index fields respectively in the addresses generated by the processor?

1. 24 bits and 0 bits
2. 28 bits and 4 bits
3. 24 bits and 4 bits
4. 28 bits and 0 bits

Correct answer: 28 bits and 0 bits

Solution

Block size 16 bytes needs 4 offset bits; a fully associative cache has zero index bits since any block maps anywhere. Tag = 32 - 4 - 0 = 28 bits. So 28 bits tag and 0 bits index, which is the last option, not '24 and 0'.

Related GATE Technical questions

• Which one of the following kinds of derivation is used by LR parsers?
• In 16-bit 2’s complement representation, the decimal number −28 is:
• Let U = {1,2,...,n}. Let A = {(x,X)|x ∈ X, X ⊆ U}. Consider the following two statements on |A|. I. |A| = n2^(n−1) II. |A| = ∑(k=1 to n) k C(n,k) Which of the above statements is/are TRUE?
• Which one of the following is NOT a valid identity?
• If L is a regular language over Σ = {a, b}, which one of the following languages is NOT regular?
• Let X be a square matrix. Consider the following two statements on X. I. X is invertible. II. Determinant of X is non-zero. Which one of the following is TRUE?

⚔️ Practice GATE Technical free + battle 1v1 →