Exams › GATE › Technical

A partial datapath of a processor is given in the figure, where RA, RB, and RZ are 32-bit registers. Which option(s) is/are CORRECT related to arithmetic operations using the datapath as shown?

1. The datapath can implement arithmetic operations involving two registers.
2. The datapath can implement arithmetic operations involving one register and one immediate value.
3. The datapath can implement arithmetic operations involving two immediate values.
4. The datapath can only implement arithmetic operations involving one register and one immediate value.

Correct answer: The datapath can implement arithmetic operations involving two registers.

Solution

The datapath supports arithmetic operations using values read from two registers, so register-register operations are possible. The other choices require immediate-value support or make an overly restrictive claim that is not implied by the datapath.

Related GATE Technical questions

• Consider the following representation of a number in IEEE 754 single-precision floating-point format with a bias of 127: S: 1 E: 10000001 F: 11100000000000000000000 Here S, E, and F denote the sign, exponent, and fraction components of the floating-point representation. The above representation, rounded to 2 decimal places, is
• Which one of the following statements is false?
• Consider two set-associative cache memory architectures: WBC, which uses the write-back policy, and WTC, which uses the write-through policy. Both use the LRU (Least Recently Used) block replacement policy. The cache memory is connected to main memory. Which of the following statements is/are TRUE?
• Suppose a program is running on a non-pipelined single-processor computer system. The computer is connected to an external device that can interrupt the processor asynchronously. The processor needs to execute the interrupt service routine (ISR) to serve this interrupt. The following steps, not necessarily in order, are taken by the processor when the interrupt arrives: (i) The processor saves the content of the program counter. (ii) The program counter is loaded with the start address of the ISR. (iii) The processor finishes the present instruction. Which ONE of the following is the correct sequence of steps?
• The number $-6$ can be represented as $1010$ in 4-bit 2’s complement representation. Which of the following is/are CORRECT 2’s complement representation(s) of $-6$?
• Consider a memory system with 1M bytes of main memory and 16K bytes of cache memory. Assume that the processor generates a 20-bit memory address, and the cache block size is 16 bytes. If the cache uses direct mapping, how many bits will be required to store all the tag values? [Assume memory is byte-addressable. $1K = 2^{10}$, $1M = 2^{20}$.]

⚔️ Practice GATE Technical free + battle 1v1 →